10/80) Sto V Shee

PTO-1449 (Modified)			ATTY. DOCKET NO. 01701.00204		SERIAL NUMBER Div. of 10/607,301			
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			APPLICANT Takashima					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE	GROUP ART UNIT				
			Herewith	2818	2818			
		U.S	S. PATENT DOCUMENTS		·			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		ING ATE	
4	6,459,118 B1	10/02	Kang					
	6,320,783 B1	11/01	Kang et al.					
	6,088,286	7/00	Yamauchi et al.			Ĺ		
	5,903,492	5/11/99	Takashima					
<u> </u>	5,894,447 A	04/99	Takashima					
						-		
				_				
						<u> </u>		
					<u> </u>			
		FORE	IGN PATENT DOCUMENTS	·	·····			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS		SLATION SMO	
				1				
	OTHER I	OCUMENTS (I	ncluding Author, Title, Date, Pertinent P	ages, Etc.)				
K. Noda et al., "A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs" Symposium on VLSI Circuits Digest of Technical Papers; pp. 112-113; 1992.								
M. Nakamura et al., "A 29ns 64Mb DRAM with Hierarchical Array Architecture" IEEE International Solid-State Circuits Conference, pp. 246-247, 1995.								
EXAMINER NAMED W DATE CONSIDERED 06/23/2000								
EXAMINER Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.								